Docket No. IMPJ-0015 (0333327-089)



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT:

SCOTT A COOPER

SERIAL NO.:

10/612,829

CONFIRMATION No.: 3869

FILING DATE:

JULY 1, 2003

TITLE:

LOW DISTORTION BAND-PASS ANALOG TO DIGITAL

CONVERTER WITH FEED FORWARD

EXAMINER:

LAUTURE, JOSEPH J.

ART UNIT:

2819

CERTIFICATE OF MAILING

I hereby certify that this paper is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the date printed below:

COMMISSIONER FOR PATENTS P.O. Box 1450, ALEXANDRIA, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Each item of information listed in the attached FORM PTO-1449, for which a copy of each is attached (unless the blanket waiver referred to below applies), may be material to the examination of the above-identified application and is, therefore, submitted in compliance with the duty of disclosure defined in 37 CFR §§ 1.56, 1.97 and 1.98. The Examiner is requested to review, consider and document each such item in the official record of this application.

Note: If this box is checked, this case was filed after June 30, 2003 and qualifies for the blanket waiver of deposit of copies of U.S. Patents and U.S. Patent Application

Publications in accordance with the written waiver of 37 CFR §1.98 (a)(2)(i) dated July 11, 2003. Accordingly, such copies are not attached.

This Information Disclosure Statement under 37 CFR §§ 1.56, 1.97 and 1.98 is not to be construed as a representation that a search has been made, that additional information material to the examination of this application does not exist, or that any one or more of these items constitutes prior art.

I

This statement is filed pursuant to (CHECK ONE BOX):

	27 CED (107/L)
\triangle	37 C.F.R. § 1.97(b).
	This information disclosure statement is filed either:
	(1) within three months of the filing date of a national application other than a continued
	prosecution application under §1.53(d);
	(2) within three months of the date of entry of the national stage as set forth in 37 C.F.R.
	§1.491 in an international application;
	(3) before the mailing date of a first office action on the merits; or
	(4) before the mailing of a first office action after the filing of a Request for Continued
	Examination under 37 C.F.R. §1.114, whichever event occurs last.
	Accordingly, this information disclosure statement requires no fee and no certification.
	37 C.F.R. § 1.97(c).
ш	This information disclosure statement is filed after the period specified in 37 C.F.R. § 1.97(b), but
	before the mailing date of any of the following:
	(1) a final action under 37 C.F.R. § 1.113;
	(2) a notice of allowance under 37 C.F.R. § 1.311; or
	(3) an action that otherwise closes prosecution in the application.
	(b) an action that other wise crosses prosociation in the approaches.
	Accordingly, this information disclosure statement requires either:
	(1) the fee specified in 37 C.F.R. § 1.17(p) for submission of an information disclosure
	statement under 37 C.F.R. § 1.97(c); or
	(2) a certification according to 37 C.F.R. § 1.97 (e)(1) or (2).
П	27 C E D
Ш	37 C.F.R. § 1.97(d).
	This information disclosure statement is filed after the period specified in 37 C.F.R. § 1.97 (c).

Accordingly, this information disclosure statement requires:

(1) a certification in accordance with 37 C.F.R. § 1.97(e); and

(2) the fee specified in 37 C.F.R. § 1.17 (p) to consider an information disclosure statement under 37 C.F.R. § 1.97(d).

If this statement crosses in the mail with an office action, or is otherwise not in the indicated category of 37 C.F.R. § 1.97, it is respectfully requested that this statement be treated in the next appropriate category and made of record. To the extent required, please treat this paper as a conditional petition for acceptance of the information disclosure statement.

	11
Fees Due (Cl	HECK ONE BOX):
\boxtimes	No fee is due.
	The fee specified in 37 C.F.R. § 1.17(p) for submission of an information disclosure statement under 37 C.F.R. § 1.97(c) or 37 C.F.R. § 1.97(d) is enclosed (\$180).
	III
Certification	(CHECK ONE BOX):
\boxtimes	No certification is necessary.
	Pursuant to 37 C.F.R. § 1.97(e)(1), the undersigned hereby certifies: That each item of information contained in this information disclosure statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this information disclosure statement.
	Pursuant to 37 C.F.R. § 1.97(e)(2), the undersigned hereby certifies: No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the undersigned after making reasonable inquiry, no item of information contained in this information disclosure statement was known to any individual designated in 37 C.F.R. §1.56(c) more than three months prior to the filing of this information disclosure statement.

Docket No. IMPJ-0015 (0333327-089)

IV

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Please charge any additional required fee or credit any overpayment to our deposit account number 50-1698.

Dated:

Respectfully submitted,

THELEN REID & PRIEST LLP

David B. Ritchie

Reg. No.: 31,562

THELEN REID & PRIEST LLP P.O. Box 640640 San Jose, CA 95164-0640 (408) 292-5800 direct dial

(408) 287-8040 direct fax

For PTO (Rev. 2-32)	U.S. Departm Patent and Tra	IMPJ-0		10/612,82	Serial No. 10/612,829				
		Statement by	licant	Applicant: Scott A. Cooper					
	nformation Disclos	ure Statement by A	Applicant	Filed: 7	Filed: 7/1/2003 Group: 2819				
	(Use several	sheets if necessary))			^			
		1	U.S. Patent Docum	ents .					
Init.	Document No		Name	CHUS	Class	Subclass	Filing	Date	
	3,958,236	5/18/1976	Kelly						
	4,163,947	8/7/1979	Weedon						
	4,763,105	8/9/1988	Chyun						
	4,914,440	4/3/1990	Ramet						
	4,962,380	10/9/1990	Meadows						
	4,968,988	11/6/1990	Miki et al.						
	5,099,156	3/24/1992	Delbruck et al.						
	5,177,697	1/5/1993	Schanen et al.						
	5,243,347	9/7/1993	Jackson et al.					-	
	5,319,268	6/7/1994	Lyon et al.				-		
	5,332,997	7/26/1994	Dingwall et al.						
	5,376,935	12/2/1994	Seligson						
	5,666,118	9/9/1997	Gersbach						
	5,710,563	1/20/1998	Vu et al.						
-	5,734,288	3/31/1998	Dolazza et al.						
<u> </u>	5,757,219	5/26/1998	Weedon et al.		 				
	5,790,060	8/4/1998	Tesch						
	5,793,231	8/11/1998	Whittaker						
	5,825,317	10/20/1998	Anderson et al.						
	5,841,384	11/24/1998	Herman et al.						
			Foreign Documer	ıts					
								slation	
Init.	Document No		Country		Class	Subclass	Yes	No	
	, 0 298 618	1/11/1989	EP				X	<u> </u>	
					<u> </u>		1		
	Other	Documents (Inclu	ding Author, Title,	Date, Pert	inent Pages,	etc.)	State Cir	conite	
Bastos, et al., "A 12-bit Intrinsic Accuracy High-Speed CMOS DAC", IEEE Journal of Sol Vol. 33, No. 12, December 1998, pp. 1959-1969.							-State CII	cuits,	
	Bugeja, et al., "A Self-Trimming 14-b 100-MS/s CMOS DAC", IEEE Journal of Solid-State Circu						Circuits,	Vol.	
	35, No. 12, De	35. No. 12, December 2000, pp. 1841-1852.							
	Solid-State Ci	Bugeja, et al., "A 14-b, 100-MS/s CMOS DAC Designed for Spectral Performance", IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, December 1999, pp. 1719-1732.							
		Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, December 1989, pp. 1569-1575.						uilidi	
Examiner				Date Considered					

Form PTO				Atty. Docket No. Serial No.					
(Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office				IMPJ-00	015	10/612,82	10/612,829		
				Applicant: Scott A. Cooper					
	Information Disc	losure Statement by A	Applicant	Filed, 7	7/1/2002	Group: 1	2010		
	(Use seve	eral sheets if necessary)	Filed: 7/1/2003		Group: 2819			
		1	U.S. Patent Docum	ents					
Init.	Document 1		Name		Class	Subclass	Filing	Date	
	5,870,044	2/9/1999	Dell'ova et al.						
	5,870,048	2/9/1999	Kuo et al.						
	5,933,039	8/3/1999	Hui et al.						
	5,952,891	9/14/1999	Boundry				1		
	5,952,946		Kramer et al.	-					
	5,955,980	9/21/1999	Hanna						
	5,982,313	11/9/1999	Brooks et al.						
	6,118,398	9/12/2000	Fisher et al.						
	6,130,632	10/10/2000	Opris						
	6,137,431	10/24/2000	Lee et al.						
	6,169,503	1/2/2001	Wong						
	6,191,715	2/20/20001	Fowers						
	6,317,066	11/13/2001	Chiang						
	6,373,417	4/16/2002	Melanson					-	
	6,424,279	7/23/2002	Kim et al.						
	6,496,128	12/17/20002	Wiesbauer et al.						
	6,522,275	2/18/2003	May						
	6,570,518	5/27/2003	Riley et al.						
	6,573,853	6/3/2003	Mulder						
	6,583,740	6/24/2003	Schofield et al.	-					
			Foreign Documer	•					
			For eigh Documer	115			Tran	slation	
Init.	Document l	No. Date	Country		Class	Subclass	Yes	No	
1		·						•	
1	Oth Diamia et a	ner Documents (Include)., "Adaptive CMOS: I	ding Author, Title,	Date, Pert	inent Pages,	etc.) -Chin": IFFF \	/ol 90 N	0.3	
		1., Adaptive CMOS. 1 2; pp 345-357.	Tom Biological ms	phanon to S	ystemb-on-a	-Cinp , ieee, .		o. 5,	
	Figueroa, e	Figueroa, et.; "A Floating-Gate Trimmable High DAC in Standard 0.25 um CMOS"; Nonvolatile							
	Semicondu	Semiconductor Memory Workshop, Monterey, CA August 2001; pp 46-47. Gray, et al., "Analysis and Design of Analog Integrated Circuits", Second Edition, University of California,							
		, "Analysis and Design 984, pp. 66-71.	i of Analog Integrate	ed Cheuns	, pecoua eai	non, Omversity	or Canil	,,,,,,,,	
	Hyde, et al.	Hyde, et al.; "A Floating-Gate Trimmed, 14-Bit, 250 Ms/s Digital-to-Analog Converter in Standard 0.25 um							
<u></u>	CMOS", In	npinj, 2002 Symposiur	n on VLSI Circuits,	Honolulu H	II; pp 328-33 Date Cons				
Examiner					Date Cons	IGGIGA			

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office					Atty. Docket No. IMPJ-0015		Serial No. 10/612,829			
Information Disclosure Statement by Applicant				nnlicant	Applicant: Scott A. Cooper					
\	(Use several sheets if necessary)				Filed: 7/	/1/2003	Group: 28	319		
		(Ose several sheet)			<u> </u>					
	U.S. Patent Documents Init. Document No. Date Name Class Subclass Filing Date									
Init.		Document No.	Date	Name		Class	Subclass	rning	Date	
		6,587,061	7/1/2003	Petrofsky				ļ		
		6,664,909	12/16/2003	Hyde et al.						
· 	1									
			*** M							
	1						l	L		
				Foreign Documents	3					
			T_ ***						slation	
Init.		Document No.	Date	Country .		Class	Subclass	Yes	No	
	<u> </u>									
	<u> </u>									
		0.1 5	4 . 67		N=4= D==4*	D	· a \			
	T			ding Author, Title, Inly $\Sigma \triangle$ Modulator U				MOS		
,	' '			n", IEEE, Journal of S					pp.	
		1041-1046.	_							
		Van der Plas, et al., "A 14-bit Instrinsic Accuracy Q ² Random Walk CMOS DAC", IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, December 1999, pp. 1708-1718.								
		Vittoz, "Dynamic A 145-170.	nalog Technic	ques", Design of MC	S VLSI C	Circuits for Te	lecommunicati	ons, 198	35, pp.	
	,	Vittoz, "Dynamic Ar		ues", Design of Anal	og-Digital	VLSI Circuits	for Telecomm	unicatio	ons	
		and Signal Processin	ig, Chapter 4, ital Conversio	on Techniques for Tel	ecommuni	cations Applic	ations". Design	n of Ana	alog-	
	,	Digital VLSI Circuit	s for Telecom	munications and Sign	nal Process	ing, Chapter 9	, 1994, pp. 289	9-315.		
		Vittoz, "Delta-Sigma	a Data Conver	ters", Design of Anal	og-Digital	VLSI Circuits	for Telecomn	nunicatio	ons	
E	<u>L</u> .	and Signal Processin	ig, Chapter 10	, 1994, pp. 317-339.		Date Conside	ered			
Examiner						Date Collside	J. Cu			